

### TRANSFORMERS: AGE OF PARALLEL MACHINES

(a biased introduction to Computer architecture)

Ana Lucia Varbanescu, University of Twente, NL

A.L.Varbanescu@utwente.nl

#### Agenda (ambitious)

Part 1 : Introduction to computer systems
 CPUs, Memory, Caching, Accelerators

• Part 2 : Parallelism and parallel machines


- Flynn's taxonomy, SIMD/vectorization, multi-core/many-core
- Alternative architectures (FPGAs, Al-based, ...)
- Part 3 : Performance and tools
  - Basic metrics, models, counters ...
- Part 4 : Where to ?
  - Famous last words …



"Larry, do you remember where we buried our hidden agenda?"

### PART 2: PARALLELISM & MACHINES


#### First taxonomy: Michael Flynn (1966)



Before 2005: technology push

#### Moore's Law

 Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips would double roughly every 18 months.



"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year ... Certainly over the short term this rate can be expected to continue, if not to increase...." Electronics Magazine 1965


## Until eathy paradelism?

More transistors = more performance

Thus, every 18 months, we had better and faster

processors.

- Higher clock-speed
- Higher perf/cycle
- Same power



#### Wait ... why do I care?


- More transistors = ... ?
- = more functionality
  - Think more functional units, more complex units, etc....
- Higher perf/clock (aka, higher ILP) = ... ?
- = more operations per cycle
  - Faster overall applications (when they have different operations...)
- Higher clock frequency = ...?
- = more operations per time unit
  - Faster instructions => faster overall application
- Higher power = ... ?
- = global warming ...
  - Ideally, we want power consumption to be low

#### Until early 2000s ...

Parallelism = interesting and "quirky", but not main-stream

- **Pro:** Better performance than frequency scaling would provide.
- Con: Parallelizing code was not always worth the effort
  - Do nothing: the performance will double ~ every 18 months


#### Around 2005: "hitting the walls"



#### Single core performance scaling

- The rate of single core performance scaling has significantly decreased (essentially, to 0)
  - Frequency scaling limited by power
  - ILP scaling tapped out
  - Design complexity posing serious limitations
- No more free lunch for software developers!
  - No more dramatic increase of software performance for free.

#### So what?




#### Traditionally ... single core CPUs

- More transistors = more functionality
- Improved technology = faster clocks = more speed
- Every 18 months => better and faster processors.

Not anymore!

processors ...




#### New ways to use transistors

# **Improve PERFORMANCE by using parallelism on-chip**: multi-core (CPUs) and many-core processors (GPUs).




#### The shift to multi-core



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

#### Multi-core CPUs

#### Generic multi-core CPU




#### **CPU levels of parallelism**

- Instruction-level parallelism (e.g., superscalar processors) (fine)
  - Multiple operations of different kinds per cycle
  - Implemented/supported by the instruction scheduler
    - typically in hardware
- **SIMD** parallelism = data parallelism (fine)
  - Multiple operations \*of the same kind\* per cycle
  - Run same instruction on vector data
  - Sensitive to divergence
  - Implemented by programmer OR compiler
- Multi-Core parallelism ~ task/data parallelism (coarse)
  - 10s of powerful cores
    - Hardware hyperthreading (2x)
  - Local caches
  - Symmetrical or asymmetrical threading model
  - Implemented by programmer

### (1) ILP (Instruction level parallelism)

Multiple instructions issued & executed in the same cycle



\*Diagrams adapted from CMU's course "Parallel Computer Architecture and Programming" – http://15418.courses.cs.cmu.edu/spring2016/lectures

#### Implementing ILP


- Super-scalar processors
  - "dynamic scheduling": instruction reordering and scheduling happens in hardware
    - More complex hardware
      - More area, more power ...
  - Adopted in most high-end CPUs today

#### VLIW processors

- "static scheduling": instruction reordering and scheduling is done by the compiler
  - Simpler hardware
    - Less area, less power
- Adopted in most GPUs and embedded CPUs

#### (2) SIMD (single instruction, multiple data)

Same instruction executed on multiple data items



\*Diagrams adapted from CMU's course "Parallel Computer Architecture and Programming" –

#### Scalar vs SIMD operations

#### SIMD Mode

#### Scalar Mode





Image: https://software.intel.com/content/www/us/en/develop/articles/introduction-to-intel-advanced-vector-extensions.html

#### Implementing SIMD

- SIMD extensions: special registers and functional units
- Multiple generations of SIMD extensions
  - SSE4.x = 128 bits
  - AVX / AVX2 = 256 bits (most available CPUs, DAS-5 included)
  - AVX-512 = 512 bits (Intel Xeon Phi, partial in most recent CPUs)



### SIMD programmer intervention


- Auto-vectorization
  - Typically enabled with "-O" compiler flags
- Compiler directives
  - Specifically add directives in the code to force persuade the compiler to vectorize code

#### C or C++ intrinsics

- Wrappers around ASM instructions
  - Declare vector variables
  - Name instruction
  - Work on variables, not registers
- Assembly instructions
  - Can write assembly to target SIMD

### (3) Multi-core parallelism

• Two (or more cores) to execute different streams of instructions.



\*Diagrams adapted from CMU's course "Parallel Computer Architecture and Programming" – http://15418.courses.cs.cmu.edu/spring2016/lectures

#### Multi-core programmer intervention

- Must define concurrent tasks to be executed in parallel
  - Typically called (software) threads
- Threads are executed per core
  - Under the OS scheduling
    - Some control can be exercised with additional programmer intervention

$$for i = 1 \dots 3^{n}$$

$$do\_something(i)$$

$$for i = n+1 \dots 2^{n}$$

$$do\_something(i)$$

$$for i = 2^{n}+1 \dots 3^{n}$$

$$do\_something(i)$$

$$for i = 2^{n}+1 \dots 3^{n}$$

$$do\_something(i)$$

Computer architecture talk


#### CPU features for ILP

- Instruction pipelining
  - Multiple instructions "in-flight"
- Superscalar execution
  - Multiple execution units
- Out-of-order execution
  - Any order that does not violate data dependencies
- Branch prediction
- Speculative execution


#### Superscalar, Out-of-order

- A superscalar processor can issue and execute *multiple instructions in one cycle*.
  - The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.
- An out-of-order processor can reorder the execution of operations in hardware.
- Superscalar, out-of-order processors can take advantage of the *instruction* level parallelism that most programs have.
- Most modern CPUs are superscalar and out-of-order.
- Intel: since Pentium (1993)


#### Modern CPU Design



#### A real CPU ...



#### intel





### Hardware multi-threading (or hyperthreading®)

#### "Are there hardware threads?!"

- Hardware (supported) multi-threading
  - Core manages thread context

Time


- Interleaved (temporal multi-threading) employed in GPUs
- Simultaneous (co-located execution) e.g., Intel Hyperthreading




### Why bother?

- Interleave the processing of multiple instruction streams on the same core to hide the latency of stalls
- Requires replication of hardware resources
  - Each thread uses its own PC to execute the instruction stream
  - Requires replication of register file
- Performance improvement: higher throughput


#### Advantage: increased throughput




#### 1 Core (1 thread)



#### Advantage: increased throughput




#### Advantage: increased throughput




## What about the memory?

Three levels of cache: L1 (separate I\$ and D\$, per-core), L2 (per-core), L3 (=LLC, shared)



## Putting it all together

• A modern CPU has a mix of all these features...





# SIMD programming

# Vectorization/SIMD options

- Auto-vectorization
  - Both gcc and icc have support for it
  - Successful for simple loops and data structures
- Compiler directives
  - Both gcc and icc allow for specific pragma's to enable vectorization
  - Pragma's are used to "force" the compiler to vectorize

#### C or C++: intrinsics

- Declare vector variables
- Name instruction
- Work on variables, not registers
- Assembly instructions
  - Execute on vector registers

# Using intrinsics

- <u>https://software.intel.com/en-us/articles/introduction-to-intel-advanced-vector-extensions</u>
- <u>https://software.intel.com/sites/landingpage/IntrinsicsGuide/</u>
- Requirements:
  - Using aligned data structures (aligned to the size of the vector)

#### **Examples of intrinsics**

```
float data[1024];
// init: data[0] = 0.0, data[1] = 1.0, data[2] = 2.0, etc.
init(data);
```

// Set all elements in my vector to zero.
m128 myVector0 = mm setzero ps();


element	0	1	2	3
value	0.0	0.0	0.0	0.0

// Load the first 4 elements of the array into my vector.

m128 myVector1 = mm load ps(data);

element	0	1	2	3
value	0.0	1.0	2.0	3.0

// Load the second 4 elements of the array into my vector.
 m128 myVector2 = mm load ps(data+4);




#### **Examples of intrinsics**

// Add vectors 1 and 2; instruction performs 4 FLOP.

\_\_m128 myVector3 = \_mm\_add\_ps(myVector1, myVector2);

// Multiply vectors 1 and 2; instruction performs 4 FLOP. \_\_m128 myVector4 = \_\_mm\_mul\_ps(myVector1, myVector2);



// \_MM\_SHUFFLE(w,x,y,z) selects w&x from vec1 and y&z from vec2. \_\_m128 myVector5 = \_mm\_shuffle\_ps(myVector1, myVector2,

MM\_SHUFFLE(2, 3, 0, 1));



## Steps for vectorization

- Identify (loop) to vectorize
- Unroll (by the intended SIMD width)
- Use the correct intrinsics to vectorize computation
- Move data from arrays to vectors

#### Vector add

```
void vectorAdd(int size, float* a, float* b, float* c) {
    for(int i=0; i<size; i++) {
        c[i] = a[i] + b[i];
    }
}</pre>
```

#### Vector add with SSE: unroll loop

```
void vectorAdd(int size, float* a, float* b, float* c) {
    for(int i=0; i<size; i += 4) {
        c[i+0] = a[i+0] + b[i+0];
        c[i+1] = a[i+1] + b[i+1];
        c[i+2] = a[i+2] + b[i+2];
        c[i+3] = a[i+3] + b[i+3];
    }
}</pre>
```


#### Vector add with SSE: vectorize loop

}

```
void vectorAdd(int size, float* a, float* b, float* c) {
  for(int i=0; i<size; i += 4) {
    __m128 vecA = _mm_load_ps(a + i); // load 4 elts from a
    __m128 vecB = _mm_load_ps(b + i); // load 4 elts from b
    __m128 vecC = _mm_add_ps(vecA, vecB); // add four elts
    __mm_store_ps(c + i, vecC); // store four elts</pre>
```

## Many-core GPUs

#### **Generic GPU**




# ... or, using our CPU "symbols"

- Instructions operate on 32 pieces of data at a time (called "warps").
  - Warp = thread issuing 32-wide vector instructions
- Up to 48 warps are simultaneously interleaved
- Over 1500 elements can be processed concurrently by a core

Full board: 15 cores (SMs)!

#### NVIDIA GTX 480 core

Fetch/ Decode	
	Execution contexts (128 KB)
	"Shared" memory (16+48 KB)




control shared across 16 units (1 MUL-ADD per clock)

\*Diagrams adapted from CMU's course "Parallel Computer Architecture and Programming" – http://15418.courses.cs.cmu.edu/spring2016/lectures

#### Inside an NVIDIA GPU architecture



#### Inside an NVIDIA GPU architecture



# Inside a Streaming Multiprocessor

- Different types of cores
  - CUDA Cores (INT/FP32)
  - LD/ST
  - Special function units
- Register file
- Warp scheduler
- Data caches
- Instruction buffers/caches
- Texture units

	SMX	l.														
			Vertex I	Fetch			Poly	Morph Tesse	Engine	2.0		v	iewport	Transf	orm	
					Attr	ibute S	etup			Stre	am Out					
							In	structio	on Cac	he						
SSOr	-		chedule		_	Varp S					hedule	_	-	_	chedule	
5501		ch Unit	and the second second	ch Unit		tch Unit		tch Unit	Dispate	and the second	Dispate			ch Unit	Dispat	
	L		÷			Re	egister		65,536							
	Core	Core		Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
	Core	Core	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	Core	Core	LD/ST	SFU
								Texture	Cache							
						64	KB Sha	ared Me	emory /	L1 Cad	che					
			_		-				1 Cache	_			-		_	
	Te Te		Te	ex ex	-	ex ex		ex ex	Te Te	_	Te Te	_	Te Te		Te Te	ex ex
Maxwell		*****	*****	*****	****	*****			ct Netw		*****	*****		*****		

### More features ...

- Different types of cores
  - Adding: DP Units (Pascal)
  - Adding: Tensor units (Volta)


			nstructi	on Buffe	IT.	_					nstructi	on Buffe	ir .		_	
			Warp Se	cheduler							Warp So	cheduler	2			
	Dispate					ch Unit			Dispate			-		ich Unit		Volta
		Regist	er File (	32,768 x	32-bit)					Regist	er File (	32,768 x	32-bit)			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
				_			Texture	L1 Cache								
	Te	x			т	ex			т	ex				Гех	_	


	SM																
	L1 Instruction Cache																
			L0 h	nstruc	tion C	ache			L0 Instruction Cache								
			Warp Scheduler (32 thread/clk)														
		Dis	spatcl	h Unit	(32 th	read/o	clk)				Di	spatcl	h Unit	(32 th	read/o	clk)	
		Reg	ister	File ('	16,38	4 x 32	2-bit)		Register File (16,384 x 32-bit)								
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
	FP64	INT	INT	FP32	FP32	$\square$				FP64	INT	INT	FP32	FP32	+		
	FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR		FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR
	FP64	INT	INT	FP32	FP32	CC	DRE	CORE		FP64	INT	INT	FP32	FP32	cc	DRE	CORE
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
	FP64	INT	INT	FP32	FP32	+				FP64	INT	INT	FP32	FP32	+		
	FP64	INT	INT	FP32	FP32	+				FP64	INT	INT	FP32	FP32	+		
ascal	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LI		LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
					_												
			_L0 li	nstruc	tion C	ache						_L0 Ir	nstruc	tion C	ache		
		War	_	nstruc nedule			/clk)				War		nstruct Iedulei			/clk)	
Volta>			p Sch		<mark>r (32</mark> t	hread						r <mark>p Sc</mark> h		r (32 t	hread		
Volta>		Dis	p Sch spatcl	nedule	r (32 t (32 th	hread read/c	clk)				Di	rp Sch spatcl	edule	r (32 t (32 th	hread read/o	clk)	
Volta>	FP64	Dis	p Sch spatcl	nedule h Unit File ('	r (32 t (32 th	hread read/c	clk)			FP64	Di	rp Sch spatcl	edule h Unit	r (32 t (32 th 16,384	hread read/o	clk)	
Volta>	FP64 FP64	Dis Reg	p Sch spatc ister	File ( <sup>*</sup>	r (32 t (32 th 16,38	hread read/c	clk)			FP64 FP64	Di: Reg	rp Sch spatcl jister	edule h Unit File (1	r (32 t (32 th 16,384 FP32	hread read/o	clk)	
Volta>		Dis Reg INT	p Sch spatc ister INT	File (* FP32	r (32 t (32 th 16,38 FP32	hread read/c	clk)				Di: Reg INT	rp Sch spatch jister INT	FP32	r (32 t (32 th 16,384 FP32 FP32	hread read/o	clk)	
Volta>	FP64	Dis Reg INT INT	p Sch spatc ister INT INT	File (* FP32 FP32 FP32 FP32	r (32 t (32 th 16,38 FP32 FP32	hread read/o 4 x 32	clk)	TENSOR		FP64	Di: Reg INT INT	rp Sch spatcl ister INT INT	File (1 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread read/d 4 x 32	clk)	TENSOR
Volta>	FP64 FP64	Dis Reg INT INT INT	rp Sch spatc ister INT INT INT	File (* File (* FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32	hread read/o 4 x 32	clk) 2-bit)	TENSOR		FP64 FP64	Dis Reg INT INT INT	rp Sch spatcl lister INT INT INT	FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)	TENSOR
Volta>	FP64 FP64 FP64	Dis Reg INT INT INT INT	p Sch spatc ister INT INT INT	File (* File (* FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)			FP64 FP64 FP64	Reg INT INT INT INT	rp Sch spatcl jister INT INT INT	edule h Unit File (1 FP32 FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)	
Volta>	FP64 FP64 FP64 FP64	Dis Reg INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT	File (* File (* FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32 TEN CC	2-bit)			FP64 FP64 FP64 FP64	Reg INT INT INT INT INT	rp Sch spatcl jister INT INT INT INT INT	edule h Unit File (1 FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)	
Volta>	FP64 FP64 FP64 FP64 FP64	Dis Reg INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32 TEN CC	2-bit)			FP64 FP64 FP64 FP64 FP64	Dis Reg	rp Sch spatcl jister INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)	
Volta>	FP64 FP64 FP64 FP64 FP64 FP64	Dis Reg INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 tt (32 th 16,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32 TEN CC	2-bit)			FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Dis Reg INT INT INT INT INT	P Sch spatcl ister INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread read/o 4 x 32	2-bit)	
Volta>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/ LD/	District Control Contr	P Sch spatcl ister INT INT INT INT INT INT INT INT LD/	File (' FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/	2-bit) SOR DRE	CORE	LL	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Di: Reg INT INT INT INT INT INT INT LD/ ST	rp Sch spatcl ister INT INT INT INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	<ul> <li>(32 th</li> <li>(42 th</li> <li>(44 th</li></ul>	tread/ 4 x 32	LD/	CORE
Volta>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/ ST LD/ ST	District Control Contr	P Sch spatcl ister INT INT INT INT INT INT INT INT LD/	File (' FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/	2-bit) SOR DRE	SFU 3 L1 Data Cac	LL	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Di: Reg INT INT INT INT INT INT INT LD/ ST	rp Sch spatcl ister INT INT INT INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	<ul> <li>(32 th</li> <li>(42 th</li> <li>(44 th</li></ul>	tread/ 4 x 32	LD/	SFU

### GPU Integration into the host system

- Typically based on a PCI Express bus
- Transfer speed (effectively, CPU-to-GPU):
   16 GT/s per lane x 16 lanes
- Can be NVLink (~10x faster) for specialized motherboards








# NVIDIA GPUs (8+ years)

	Fermi	Kepler	Maxwell	Pascal	Volta
GPU	GTX480	GK180	GM200	GP100	GV100
Compute capability (CC)	2.x	3.5	5.2	6.0	7.0
SMs	16	15	24	56	80
TPCs	16	15	24	28	40
FP32 Cores / SM	32	192	128	64	64
FP64 "Cores" / SM	4	64	4	32	32
Clock[MHz]	700	875	1114	1480	1530
Peak FP32 [TFLOPs]	1.35	5.04	6.8	10.6	15.7
Peak FP64 [TFLOPs]	0.168	1.68	.21	5.3	7.8

# Other players on the market

- AMD (former ATI)
  - Much better performance
  - Programmed using OpenCL (standard!)
  - Poorer software drivers and infrastructure (so far)
  - A lot less libraries and tools
  - Much smaller community effort
- arm (formerly ARM ☺)
  - Low-power devices (mobile platforms mostly)
  - Programmed using OpenCL
  - Lower performance than ATI and Intel, by choice
- Intel
  - To support own CPUs with integrated graphics
  - Programmed using OpenCL



drm

**Intel**<sup>®</sup> GRAPHICS



# All GPUs ...

- Have a similar architecture
  - Massively parallel
  - Simple cores
  - Complex memory system
- Are programmed in a similar way
  - Fine-grain (SIMD/SIMT) parallelism
- Programming models ?
  - OpenCL is the de-facto standard for GPU programming
  - Lots of efforts for C++
  - Many other libraries and models on top of CUDA / OpenCL

# **GPU Levels or Parallelism**

#### • Data parallelism (fine-grain)

- Write 1 thread, instantiate a lot of them
- SIMT (Single Instruction Multiple Thread) execution
  - Many threads execute concurrently
    - Same instruction
    - Different data elements
    - HW automatically handles divergence
  - Not same as SIMD because of multiple register sets, addresses, and flow paths\*
- Hardware multithreading
  - HW resource allocation & thread scheduling
    - Excess of threads to hide latency
    - Context switching is (basically) free
- Task parallelism is "emulated" (coarse-grain)
  - Hardware mechanisms exist
  - Specific programming constructs to execute multiple tasks.

#### Heterogeneous computing


• CPU is always present ...

#### **GPUs vs CPUs**

# Why so different?


- Different goals produce different designs!
  - CPU must be good at everything
  - GPUs focus on massive parallelism
    - · Less flexible, more specialized
- CPU: minimize latency experienced by 1 thread
  - big on-chip caches
  - sophisticated control logic
- GPU: maximize throughput of all threads
  - # threads in flight limited by resources => lots of resources (registers, etc.)
  - multithreading can hide latency => no big caches
  - share control logic across many threads

# CPU vs. GPU




#### CPU

Low latency, high flexibility. Excellent for irregular codes with limited parallelism.



### CPU vs GPU

#### **CPU vs. GPU memory hierarchies**



# CPU vs. GPU: the movie

- The Mythbusters
  - Jamie Hyneman & Adam Savage
  - Discovery Channel
- Appearance at NVIDIA's NVISION 2008:

https://www.youtube.com/watch?v=-P28LKWTzrl




# Scaling out: Multi-node systems => supercomputers


# Putting it all together

- Multiple nodes
  - Potentially grouped/clustered in islands
- Communication network
  - Latency & throughput differences compared to intra-node
- Homogeneous vs. Heterogeneous
- Peak Performance: summing all up
- Energy consumption: summing it all up

## Putting it all together: IBM's BLUGENE/L



# Putting it all together: IBM's BlueGene/Q



© 2011 IBM Corporation

## Putting it all together: FUGAKU





Figure 4. System Configuration

# Putting it all together: SUMMIT

#### Summit Overview



• 7 TF

Components

**IBM POWER9**  22 Cores 4 Threads/core NVLink

#### OpenPOWER

#### **Compute Node**

2 x POWER9 6 x NVIDIA GV100 NVMe-compatible PCIe 1600 GB SSD



25 GB/s EDR IB- (2 ports) 512 GB DRAM- (DDR4) 96 GB HBM- (3D Stacked) Coherent Shared Memory



#### **Compute Rack**

**18 Compute Servers** Warm water (70°F direct-cooled components) RDHX for air-cooled components



39.7 TB Memory/rack 55 KW max power/rack

#### **Compute System**

10.2 PB Total Memory 256 compute racks 4,608 compute nodes Mellanox EDR IB fabric 200 PFLOPS ~13 MW



**GPFS File System** 250 PB storage 2.5 TB/s read, 2.5 TB/s write







#### Zoom-out: Parallel machine models

# (Parallel) Systems Models

- Why do we need parallel system models?
  - Provide an abstraction of the real machine
  - Dictate the properties of "dedicated" programming models
  - Enable the selection of an appropriate programming model
- Organization-based classification
  - Shared Memory
  - Distributed Memory
  - Virtual shared Memory
  - Hybrids
- Processing-based classification
  - Single/Multi Instruction, Single/Multi Data (items)

# **Parallel Machine Models**


- Shared Memory
  - Multiple compute nodes
  - One single shared address space
  - Typical example: multi-cores


#### Distributed Memory


- Multiple compute nodes
- Multiple, local (disjoint) address spaces
- Virtual shared memory: software/hardware layer "emulates" shared memory
- Typical example: clusters

#### Hybrids

- Multiple compute nodes, typically heterogeneous
- Mixed address space(s), some shared, some global memory
- Typical example: supercomputers







Shared memory

#### Shared memory Parallel Machine Models CPU CPU CPU Network Shared Memory Memory Programming: multi-threading Programming models: OpenMP, pthreads, TBB, ... Distributed memory Distributed Memory Programming: message passing CPU CPU CPU es" shared memory Programming models: MPI, Big-data models, ... Network Hybrid Hybrids Proc. Proc. Proc. Proc. Proc. Proc Mem. Mem. Mem. bry Programming: very diverse, depending on the hardware configuration Proc. Proc. Proc. Proc Proc. Interconnection Network

### Examples

- Multi-core CPUs ?
  - Shared memory with respect to system memory
  - Hybrid when taking caches into account
- Clusters ?
  - Distributed memory
  - Could be shared if middleware for virtual shared space is provided
- Supercomputers ?
  - Usually hybrid
- GPUs ?
- Architectures with GPUs?
  - Distributed for traditional, off-chip GPUs
  - Shared for new APUs

# Major issues

- Shared Memory model
  - Scalability problems (interconnect)
  - Programming challenge: RD/WR Conflicts
- Distributed Memory model
  - Data distribution is mandatory
  - Programming challenge: remote accesses, consistency
- Virtual Shared Memory model
  - Significant virtualization overhead
  - Easier programming
- Hybrid models
  - Local/remote data more difficult to trace

# PART 2: IN SUMMARY...

## Parallelism in Computer Systems

- Multi-core and many-cores are the current building blocks of supercomputers
- Accelerators are here to stay
  - ... and annoy us during programming ...
- Supercomputers are distributed combinations (see previous talks) of multiand many-cores
- Programming these systems is a mix of programming models
- For efficiency, we need to understand their archtiectures